AMENDMENTS TO THE CLAIMS:

Please amend the claims by canceling claims 1 - 8, without prejudice, as indicated on the following listing of all the claims in the present application after this Preliminary Amendment:

1.-8. (canceled)

9. (original) A non-volatile memory for programming and reading data, comprising: an array of charge storage elements positioned across a semiconductor substrate,

a plurality of control gate lines extending across the array in a manner that opposing sidewalls of individual charge storage elements are capacitively coupled with at least two of the control gate lines, and

a decoder and voltage supply connected to the control gate lines to couple controlled voltages to the charge storage elements capacitively coupled therewith during programming data thereto and reading data therefrom.

- 10. (original) The memory of claim 9, wherein the control gate lines are additionally capacitively coupled with the substrate in areas between charge storage elements.
- 11. (original) The memory of claim 10, additionally comprising trenches formed in the substrate between the charge storage elements in the path of the control lines, the control gate lines extending into said trenches with a dielectric layer between the control lines and the substrate.
- 12. (original) The memory of claim 9, wherein the memory cells are oriented in a plurality of series connected strings of memory cells, and wherein the control gates extend across multiple strings of memory cells between the charge storage elements.
- 13. (original) The memory of claim 12, additionally comprising dielectric filled isolation trenches in the substrate between the plurality of strings of memory cells.

Attorney Docket No.: SNDK.304US1 Express Mail No.: EV321705732US

Application No.: Unassigned

- 14. (original) The memory of claim 12 wherein the control gates include a combination of doped polysilicon as a bottom portion of a height of the control gates and a metal or silicide material in contact therewith as a top portion of the height of the control gates.
- 15. (original) A non-volatile memory cell array comprising a plurality of strings of series connected memory cells extending in a first direction across a semiconductor substrate, the memory cells including charge storage elements, the array including control lines extending in a second direction across the strings of memory cells and including control gates adjacent charge storage elements thereof, the first and second directions being orthogonal with each other, wherein the control gates are positioned between adjacent storage elements of the memory strings in a manner to be capacitively coupled with sidewalls of the adjacent storage elements of the memory cell strings on opposite sides of the control gates.
- 16. (original) The memory cell array of claim 15, wherein the control lines are additionally capacitively coupled with regions of the substrate between the storage elements.
- 17. (original) The memory cell array of claim 16, wherein the control lines extend into trenches formed in the substrate regions with a layer of dielectric therebetween.
- 18. (original) The memory cell array of either of claims 11, 16 or 17, wherein the capacitive coupling of the control lines with the substrate regions is characterized by enhancing the conductivity of the substrate regions in response to voltages placed on the control lines.
- 19. (original) The memory cell array of claim 15, wherein the charge storage elements include conductive floating gates that individually have heights extending above the substrate a distance that is larger than their widths, and wherein the control lines extend above the substrate at least as far as the heights of the floating gates to which the control gates are capacitively coupled.
- 20. (original) The memory cell array of claim 19, wherein a bottom portion of the control lines includes a doped polysilicon material and a top portion of the control lines includes a metal or silicide material in contact with the doped polysilicon material.

Attorney Docket No.: SNDK.304US1 Express Mail No.: EV321705732US

- 21. (original) The memory cell array of either one of claims 14 or 20, wherein each of said control lines is positioned within the spacing between adjacent ones of the floating gates in order to be electrically isolated from one another.
 - 22. (original) A non-volatile memory system, comprising: a memory cell array, including:

a plurality of strings of series connected memory cells extending in a first direction across a semiconductor substrate and being spaced apart in a second direction, the first and second directions being perpendicular, the memory cells individually including a charge storage element, and

control gate lines extending in a second direction across multiple strings of memory cells and being positioned in the first direction between adjacent charge storage elements, wherein opposing sidewalls of individual charge storage elements are capacitively coupled with both of the control gates on opposite sides thereof, and a voltage supply circuit connected to the control gate lines that simultaneously provides (a) first voltages to a pair of control gate lines on opposite sides of at least a first row of storage elements across the plurality of strings in order to raise voltage levels of at least the first row of storage elements to levels sufficient for altering or determining their charge states, and (b) a second voltage different from the first voltage to each of two control gate lines adjacent said pair of control gate lines on opposite sides thereof in the first direction in order to maintain voltage levels of charge storage elements in second and third rows on opposite sides of said at least the first row at levels insufficient for altering or determining their states.

- 23. (original) The memory system of claim 22, wherein the charge states number in excess of two, thereby enabling more than one bit of data to be stored in each memory cell.
- 24. (original) The memory system of claim 22, wherein the memory cell array is a NAND array.
- 25. (original) A method of making a memory cell array on a semiconductor substrate, comprising:

Attorney Docket No.: SNDK.304US1 Express Mail No.: EV321705732US

forming a rectangular array of columns and rows of floating gates across a surface area of the substrate with a first layer of dielectric therebetween,

providing isolation of the floating gates across the substrate between columns thereof, and

forming control gates extending across the substrate area perpendicular to said columns between rows of the floating gates in a manner that opposing sidewalls of the floating gates are capacitively coupled with walls of the control gates on opposite sides thereof through a second layer of dielectric and bottom surfaces of the control gates are capacitively coupled with the surface of the substrate over the well through a third layer of dielectric.

26. (original) The method of claim 25, wherein forming the floating gates includes: depositing a layer of conductive floating gate material over the first layer of dielectric across the surface area of the substrate,

depositing a first type of dielectric material over the floating gate material layer, removing portions of the first type of dielectric material to leave strips elongated in a direction of the columns and having widths and spaces between them in a direction of the rows according to a minimum resolvable element size,

forming spacers of a second type of dielectric along side walls of the strips of the first type of dielectric material in a manner leaving spaces between the spacers in the direction of the columns that are less than the minimum resolvable element size, and

removing portions of the first type of dielectric material and of the floating gate material layer between the spacers, thereby defining the floating gates with lengths and spaces between them in the direction of the columns that are less than the minimum resolvable element size.

27. (original) The method of claim 26, wherein removing portions of the first type of dielectric material includes forming a mask thereover with widths of strips and spaces therebetween according to the minimum resolvable element size, and thereafter isotropically sideways etching the first type of dielectric material through the mask in a manner that partially removes the first type of dielectric material under the mask strips, thereby to form the strips of the first type of dielectric material with widths that are less than the minimum resolvable element size.

Attorney Docket No.: SNDK.304US1 Express Mail No.: EV321705732US

- 28. (original) The method of either of claims 25 or 26, additionally comprising, prior to forming control gates, of forming trenches in the substrate surface between the floating gates in the direction of the columns, and wherein forming the control gates includes forming the control gates to extend into said trenches with electrical insulation therebetween.
- 29. (original) The method of either of claims 25 or 26, wherein forming the control gates includes forming a bottom portion of the control gates from doped polysilicon material and thereafter forming a top portion of the control gates from a metal or silicide material in contact with the doped polysilicon material.
- 30. (original) The method of claim 29, wherein forming the top portion of the control gates includes forming a continuous layer of said metal or silicide over the array, and thereafter performing a chemical-mechanical-polishing operation to remove an amount of said continuous layer that leaves the top portions of the control gates within the trenches and isolated from each other.
- 31. (original) A method of forming an array of non-volatile memory cells on a semiconductor substrate, comprising:

forming a layer of conductive material across the substrate with a first layer of dielectric therebetween and a second layer of a first type of dielectric thereover,

removing portions of at least the conductive material and second layer of dielectric in strips having widths in a first direction and having lengths extending across the substrate in a second direction, the first and second directions being perpendicular to each other,

removing portions of the second layer of dielectric through masking elements having dimensions in the second direction according to a minimum resolvable element size in order to form grooves in the second layer of dielectric between masking elements, including removing portions of the second layer of dielectric under the masking elements to reduce the dimensions of remaining islands of the second layer of dielectric in the second direction between opposing sidewalls thereof,

forming spacers of a second type of dielectric along the sidewalls of the islands of the second layer of dielectric with a first set of gaps between the spacers in the second direction,

Attorney Docket No.: SNDK.304US1 Express Mail No.: EV321705732US removing the remaining portions of the second layer of dielectric from between the spacers, thereby forming a second set of gaps between the spacers in the second direction, and

thereafter removing portions of the layer of conductive material exposed in the first and second set of gaps between the spacers, thereby to leave floating gates under the spacers with spaces therebetween in the second direction.

32. (original) The method of claim 31, additionally comprising:

thereafter forming control gate lines having lengths extending in the first direction across the array and being spaced apart in the second direction in the spaces between the floating gates in a manner that sidewalls of the floating gates are capacitively coupled with sidewalls of the control gate lines on both sides thereof through an insulating material therebetween.

- 33. (original) The method of claim 32, additionally comprising forming [cavities] shallow trenches in the substrate between the floating gates, and wherein forming the control gate lines includes forming the control gate lines extending into [the cavities] said trenches of the substrate with insulating material therebetween.
- 34. (original) The method of either of claims 32 or 33, wherein forming the control gate lines includes forming bottom portions of the control gate lines to have capacitive coupling with regions of the substrate between the floating gates through insulating material therebetween.
- 35. (original) The method of either of claims 32 or 33, wherein forming the control gate lines includes first forming a bottom portion of the control gate lines with doped polysilicon material and thereafter forming a top portion of the control gate lines with a metal or silicide material in contact with the doped polysilicon material.
- 36. (original) The method of claim 35, wherein forming the top portion of the control gates includes forming a continuous layer of said metal or silicide over the array, and thereafter performing a chemical-mechanical-polishing operation to remove an amount of said continuous layer that leaves the top portions of the control gates within the trenches and isolated from each other.

Attorney Docket No.: SNDK.304US1 Express Mail No.: EV321705732US

Application No.: Unassigned

•									
	37.		-		_		on a semicor		
wherei	in strin	gs of a plu	rality of mo	ore than tw	o non-vol	atile memo	ry transistor	s are conn	ectable
in serie	es to de	signated b	oit lines, co	mprising ut	tilizing po	tentials on	conductive	gate eleme	ents
positio	ned in	capacitive	coupling v	with the sub	strate in	regions bet	ween the me	mory trans	sistors to
selecti	vely pr	ovide a le	vel of cond	uctivity in	the substr	ate along tl	ne strings the	ough such	regions.
						1			
		•							
		·							
							•		•
					•			٠	
							•		
		•							
							•		
									_
									•
									,

Attorney Docket No.: SNDK.304US1 Express Mail No.: EV321705732US